	eatec
Š	will be tre
k pages.	will b
幫	rritten eg, $42+8 = 50$, wil
ng p	
aini	4 2+
E E	â
s on the	itten
SO	¥.
ss lines on th	tion
800	ğ
퍨	Jo.
iagon	and
raw d	ator
dra	valu
Ę	βe
pulsor	peal
E CO	ı, ap
ers, c	atioi
MSU!	tific
Nr.	iden
8 7	3 of
를	aling
jmo;	ľeve
5	٩ny
	٨į
Note:	
돐	:<

			I	<u>II</u>	5	Sem	nes	ter	•	[VLS1	giz o C	ถ	ሪ	Embeddid	!	Silver we
USN								_							12	2EC009

M.Tech. Degree Examination, Dec. 2013 / Jan 2014. Advances in VLSI Design

ime: 3 hrs.

Max. Marks:

Note: Answer any FIVE full questions.

- Draw the transfer plot of CMOS inverter. Discuss the effect of aspect ratio on the transfer curve, with suitable mathematical analysis.
 - b. Derive the expression for the drain to source current in MESFET below-pinch off. State the assumptions made. (08 Marks)
 - c. Bring out the differences between BiCMOS and CMOS technology.

(04 Marks)

- a. Explain the basic principles of modulation doping with the help of band diagrams and 2 explain the operation of HEMT device structure formed using GaAs and AlGaAs.(10 Marks)
 - b. Derive an expression for the pinch off voltage in a MESFET.

- c. An n channel Si JFET has Z = 24 μ m, L = 4 μ m , a = 1.2 μ m and N_a = 10^{19} cm³ , $N_d = 5 \times 10^{15}$ cm⁻³ and $\mu_n = 1200$ cm² / (VS). Assume the gate voltage is -3V. Determine i) the drain current at saturation ii) the drain voltage of saturation. (06 Marks)

- a. List the properties of ideal MIS system under equilibrium. (04 Marks)
 b. Describe a typical Management Laformation System Structure. Also describe the energy ype MIS structure biases in accumulation, depletion and band diagram for an ideal n 🖍
- c. Describe the small signal model for a MOSFET. Also calculate the trans conductance of a MOSFET, given that L = 5 μ m, Z = 50 μ m, V_G = 2V, V_{threshold} = 0.98V, μ_0^{-1} = 500cm²/(VS) $C_i = 115 \text{ nF/cm}^2$.
- a. A p channel standard Si MOSFET is doped with Nd = 10^{15} cm⁻³. The MOSFET has an oxide thickness of 8nm , Z/L = 20, hole mobility = $450 \text{cm}^2/(\text{VS})$ and $Q_i = 5 \times 10^{11} \text{q c/cm}^2$. Given $m_s = 0^{10} \text{cm}^{-3}$, $K_i = 3.9$, $K_{si} = 11.8$ and $\phi_{ms} = -0.312$. Determine i) the threshold voltage of the device ii) the value of V_D , sat at $V_G = -2V$ iii) the value of V_D , sat at V_G $= \sqrt{V_i}$ iv) the magnitude of the saturation current for $V_0 = -1V$.
 - b. Explain the sealing theory.

- Explain the two dimensional potential profile for i) long channel MOSFET device and ii) short – channel MOSFET device. (06 Marks)
- With the help of neat sketch, explain the construction and working of Carbon Nano tube (08 Marke FET. What are the advantages and disadvantages?
 - b. Describe the defect tolerant computing.

c. Sketch the SOI and bulk MOSFET structures and show the differences between them.

(04 Marks)

What is the need for super buffers? Explain NMOS inverting and non - inverting super 6 buffers with the help of i) Schematic diagrams and ii) Stick diagrams for the same.

(10 Marks)

 b. Construct 2 input NAND and NOR gates using NMOS pass transistor logic. (04 Marks)

		block.	(06 Marks)
J1	a. C b. c. d.	What is tally circuit? Construct stick diagram of 3 input pass transistor tally crown Explain the implementation of 4 to 1 multiplexer using CMOS transmission gates	(04 Marks) t. (06 Marks) .(06 Marks)
	u.	Explain global routing and local routing.	(04 Marks)
8	а. b .	Explain the terms hierarchy, regularity, modularity and locality as applied to circuit structure design. Write explanatory page on:	integrated (10 Marks)
	0.	i) Programmable logic structure ii) Gate array standard cell design.	(10 Marks)
		CIMBULT ****	

c. What s a general function block? Implement 2 input EXOR gate using NMOS functional

CONFID